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Implementing FFT-Based Digital Channelized 
Receivers on F P G A Platforms 
This paper presents an in-depth study of the implementation 
and characterization of fast Fourier transform (FFT) pipelined 
architectures suitable for broadband digital channelized receivers. 
When implementing the FFT algorithm on field-programmable 
gate array (FPGA) platforms, the primary goal is to maximize 
throughput and minimize area Feedback and feedforward 
architectures have been analyzed regarding key design 
parameters: radix, bitwidth, number of points and stage scaling. 
Moreover, a simplification of the FFT algorithm, the monobit 
FFT, has been implemented in order to achieve faster real time 
performance in broadband digital receivers. The influence of 
the hardware implementation on the performance of digital 
channelized receivers has been analyzed in depth, revealing 
interesting implementation trade-offs which should be taken into 
account when designing this kind of signal processing systems on 
FPGA platforms. 
I. INTRODUCTION 
Fo l l ow ing Moore 's law, current submic ron 
technologies have a l lowed extraordinary integration 
densities in digi tal c i rcui ts. However, as processes 
scale down, uncertainty increases (voltage, 
temperature, noise, coup l ing etc.) and the design 
process becomes more compl icated, especially 
for A S I C s (application specif ic integrated c i rcu i t ) , 
where margins are ext remely t ight. Moreover , mask 
costs have reached a cr i t ical point, dominat ing the 
manufactur ing process and requir ing high f inancial 
risk. 
In this context, f ie ld-programmable gate arrays 
(FPGAs) of fer s igni f icant advantages at a suitable 
low cost [1 ] . First, the f l ex ib i l i t y of FPGAs provides 
space to designers to mod i f y implementat ions unt i l the 
very last moment, o r even correct mistakes once the 
product has been released. Second, the ver i f icat ion 
o f a design mapped into an FPGA is very s imple, 
contrast ing w i t h the huge ver i f icat ion ef for t required 
by ASICs . Final ly, even though FPGAs are not as 
ef f ic ient as A S I C s in terms o f performance, area or 
power, it is true that now they can provide better 
performance than general purpose CPUs or digi tal 
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signal processor (DSP) based systems. This fact, 
in conjunct ion w i t h the enormous logic capacity 
a l lowed by today's technologies, makes FPGAs an 
attractive choice for implementat ion o f complex d ig i ta l 
systems. Moreover, due to inclusion o f digi tal signal 
processing capabil i t ies [ 2 ] , FPGAs are now expanding 
their t radi t ional pro to typ ing roles to help of f load 
computat ional ly intensive digi tal signal processing 
funct ions f rom the processor. 
In the signal processing f ie ld , electronic warfare 
receivers are a good example o f complex systems 
w i t h str ingent requirements [3, 4 ] . The requirements 
for these receivers are wideband frequency coverage, 
high sensi t iv i ty and dynamic range, high probabi l i ty 
of intercept, s imultaneous signal detect ion, excel lent 
f requency resolut ion, and real t ime operat ion. 
A classical receiver wh ich accomplishes these 
requirements is a channel ized receiver w h i c h separates 
signals according to their frequencies. Recent 
advancements in analog-to-digi ta l converters (ADC) 
technology and in the speed o f digi tal processors have 
made it possible to design relatively w ideband digi tal 
channelized receivers [4, 5, 6, 7, 8, 9 ] . Fundamental 
problems in the analog receivers such as the 
imbalance between receiver channels can be surpassed 
by migrat ing to digi tal implementat ions. D ig i ta l 
implementat ions are inherently rel iable and accurate. 
However, broadband digi tal channelized receivers, 
main ly based on fast Fourier t ransform (FFT) related 
processing, require intensive computat ion for real 
t ime applications. Typ ica l ly , the system throughput 
of many signal processing a lgor i thms can be improved 
by explo i t ing concurrency in the f o r m o f paral le l ism 
and p ipe l in ing [10] . FPGAs a l low for true parallel 
processing by support ing mul t ip le simultaneous 
threads o f execut ion. Moreover, FPGAs have g rown 
over the past decade to the point where broadband 
real t ime operat ion digi tal channelized receivers can 
be implemented on a single F P G A device. 
Even though FPGAs offer new possibi l i t ies to 
the system designer, addit ional support is required 
to explore the design space because new design 
magnitudes must be considered. Typical hardware 
variables such as area, c lock frequency, or power 
dissipation should be evaluated together w i t h classical 
signal processing issues such as throughput , detection 
performance, and dynamic range. In this paper 
we present an in-depth study on the hardware 
implementat ion o f FFT pipel ined architectures suitable 
for broadband digi tal channelized receivers w i t h 
cont inuous f l o w o f input samples. Our purpose is to 
provide an analysis and compar ison o f exist ing FFT 
algor i thms to help the signal processing engineer 
when selecting the best hardware architecture for 
a given appl icat ion. Select ion can be based on a 
broad range of parameters at two di f ferent levels: 
low level hardware implementat ion details (b i tw id th , 
bit t runcat ion, area, c lock frequency, etc.) or h igh 
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level appl icat ion details (FFT radix and number o f 
points, detection capabi l i t ies, etc.). Furthermore, the 
use o f s impl i f ied FFT algor i thms such as the monobi t 
FFT [ 1 1 , 1 2 ] is also considered. The explorat ion o f 
all the implementat ion possibi l i t ies is supported by a 
high level design explorat ion tool especially developed 
for this purpose [13 ] , wh i ch alleviates the system 
engineer's w o r k by h i d i n g l ow level hardware details. 
Important w o r k has been carr ied ou t on 
hardware FFT architectures, in part icular for F P G A 
implementat ion [14, 15, 16] , but all those previous 
works represent a partial approach to the prob lem. In 
this paper we provide a global v iew o f the problem, 
pay ing attention not on ly to the design o f the FFT 
architectures, but also analyzing all important 
parameters involved in their hardware implementat ion 
on FPGAs and studying the performance they prov ide 
f r o m the detection po in t o f view. 
The structure o f the paper is the f o l l ow ing . A 
general descr ipt ion o f the FFT a lgor i thm and its 
basic implementat ion is described in Section I I , wh i le 
Section I I I describes the selected architectures in 
this work : feedback and feedforward. Exper imental 
results are analyzed in Sections IV and V . Final ly, the 
implementat ion o f a channelized receiver based on the 
proposed architectures is described in Sect ion V I and 
some conclusions are d rawn. 
II. THE FFT ALGORITHM 
In this section we review the ma in equations o f the 
discrete Fourier t ransform (DFT) to po in t out their 
mapping on hardware. The N-point DFT ( D F T N ) , 
X N ( k ) for a given sequence xN (n) is defined as 
N><1 
X N ( k ) = x N ( n ) t \ A / i n k w i t h k = 0 , 1 , : : : N j 1 
n = 0 
0) 
where VVfJnk = exp( j j (2Mkn) = N) is the so-called DFT 
kernel. 
The FFT is based on the decomposi t ion o f a 
sequence o f the DFT into lower order computat ions, 
wh i ch results in a reduct ion in the number o f 
operations. In this way the complex i ty o f the 
computat ions is reduced f rom 0 ( N 2 ) to 0 ( N l o g 2 N ) . 
There are many a lgor i thms that compute the FFT. 
The one proposed by Cooley-Tukey [17 ] , w h i c h 
provides a very regular hardware implementat ion, is 
based on the successive decomposi t ion o f a DFT w i t h 
length N into R DFTs w i t h length N = R. R, known as 
radix, is a power o f 2 and as a consequence the length 
o f the t ransform w i l l have a set o f discrete values 
N = Rs , where S corresponds to the set of successive 
decomposi t ions required for the who le t ransform (S 
stages). The decomposi t ion continues unt i l the length 
o f the sub-DFT matches the radix (the lowest order 
sub-DFT) . 
There are t w o basic approaches to implement the 
a lgor i thm: decimat ion in t ime (D IT ) or decimat ion in 
f requency (D IF ) . The dif ference between them is the 
way the a lgor i thm performs the decomposi t ion of the 
DFT into lower order DFTs , result ing in a di f ferent 
sequence o f operations. For example, in the case o f 
radix 2, the FFT o f a sequence w i t h length N (N = 2 s ) 
can use the decomposi t ion o f this sequence into two 
sets w i t h odd and even samples ( D I T implementat ion) 
or two sets w i t h the f i rs t and the second ha l f o f the 
samples (D IF implementat ion). Even though this w o r k 
focuses on D IF implementat ions, it cou ld be easily 
extended to D I T implementat ions. 
In the case o f a D IF implementat ion w i t h radix 2 
the result ing decomposi t ion is achieved 
XN(2k°) = [ [ x N ( n ) + x N ( n + N=2)]tTN°(n)]tWNLf 
1 
x°N.2(n)tWN i |" 
n=0 
N X , 1 
n=0 
with k° =0 ,1 , : : :N=2 j 1 
w 
(2) 
X N (2k°+1) = [ [ x » | xN(n + N=2)](tTN1(n)](tWNi|n 
n=0 
n=0 
* N > W ^ 
k»n 
with k° =0 ,1 , : : :N=2 j 1 
wh i ch is the decomposi t ion o f the DFT into 
two sub-DFTs w i t h lower order. Successive 
decomposi t ions can be carried out unti l no 
decomposi t ion is possible. In these equations T ^ n ) 
are called tw idd le terms and f o l l o w the expression: 
-rm, x i j 21/4m TN (n) = exp — n w i t h m = 0 : : : ( R j 1): 
(3) 
Several issues can be out l ined when analyzing 
the equations in (2). First, the input samples can be 
complex numbers. Second, the most internal operands 
of the middle equations (between brackets) represent 
a mix ture o f samples known as butterf ly, named 
f r o m the shape o f its f l owgram. T h i r d , we need to 
implement after that mix ture the rotat ion o f samples 
made by the corresponding tw idd le terms. Once the 
samples are suitably m ixed and rotated w e obtain 
two half length sequences wh i ch can be manipulated 
separately. The previous decomposi t ion procedure 
can be repeatedly applied to both sequences unti l the 
sub-DFT w i t h the lowest order is reached (order 2 in 
this case) and the a lgor i thm is completed. 
To max imize the throughput o f the implemented 
FFT, measured as processed Msamples/s, the 
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Fig. 1. Pipelined implementation of FFT. 
simplification of the computational complexity of 
the FFT is required. This can be accomplished by 
avoiding complex multiplications: using a monobit 
kernel for the FFT [11, 12]. With this approximation 
the rotators always use the following angles: 0, 
VA=2, VA, or j VA=2. Hence, rotators are not necessary 
and this results in significant reduction in area and 
improvement in speed. However, this increase in the 
throughput is obtained at the expense of performance 
degradation. In the application described in this paper, 
there exists a degradation on the detection probability 
and dynamic range of the channelized receiver, 
as analyzed in Section V (see also [12] for more 
details). 
III. HARDWARE ARCHITECTURES FOR THE FFT 
There are many hardware implementations 
for both DIF and DIT algorithms. For instance, 
we can choose between digit-serial or bit-parallel 
arithmetic, or we can select between pipelined or 
iterative implementations. In the case of data-oriented 
applications presenting a continuous flow of samples, 
the best architectures are those that favor speed 
over area. The implementations that better f i t 
these requirements are bit-parallel and pipelined 
architectures, where the processing is performed in 
several cascaded stages, as can be seen in Fig. 1. We 
have chosen two main groups of FFT architectures, 
representing opposite points in the area-performance 
design space: feedback (FB) and feedforward (FF) 
architectures. Architectures with FB provide the 
output flow at the clock frequency (one sample per 
clock cycle), because the feedback structure allows 
the reuse of some elements present in every stage. 
On the other hand, FF structures provide a higher 
throughput (R samples per clock cycle, R being 
the radix) because reuse is not applied and higher 
concurrency can be obtained, paying the price of a 
significant area overhead. 
The general architecture of a pipelined 
implementation is based on a set of stages (S in 
Section II) and each stage performs the decomposition 
of the input sequence into sub-DFTs, which 
are implemented in later stages. Every stage is 
characterized by the radix, which also sets the number 
of required stages to process an input sequence of 
length N. 
There are three basic elements in each stage of 
both architectures, depicted in Fig. 2: a memory where 
data between stages are stored, a butterfly where the 
mixture of samples is accomplished, and finally an 
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Fig. 2. Structure of stage of proposed architectures. 
element to multiply samples by the corresponding 
twiddles. The architectures differ in the way these 
elements are interconnected and how the sample f low 
is controlled. The dashed line that appears in Fig. 2 
represents the FB loop of the FB architecture. 
Once all stages have been accomplished (finishing 
the lowest order sub-DFT, which is of size radix), the 
processing can be considered finished, even though 
there is still a reordering phase left. This is an optional 
task, because output samples are not completely 
unordered, as they have a known sequence that 
can be considered as input for the next processing 
step. 
In the following we describe in detail the basic 
elements used in both architectures: butterfly and 
rotators. 
A. Butterfly 
In pipelined architectures, butterflies can be 
implemented as a set of log2(R) stages of adders and 
constant multipliers. The simplest implementation 
of this element is the radix-2 butterfly, which only 
requires two components: an adder and a subtracter, 
both complex. In this case, the twiddle terms are 
trivial and, consequently, there is no need of extra 
components to perform the rotation after the mixture 
of samples. 
For implementations with other radices, 
most samples do not need rotations since their 
corresponding twiddle is 0*, as is the case of radix-2 
computation. Other rotations may be easy to compute, 
as is the case of radix 4 where the angle to rotate 
is j 90* and can be implemented as a swap of the 
sample components with sign change. Other angles 
like j 45* or j 135*, which are present in radix-8 
architectures, can be implemented by two multipliers 
by real constants. For radix R > 8 butterflies, 
nontrivial twiddles appear, with the number of these 
nontrivial twiddles increasing with the radix. In 
these cases complex multipliers must be used and 
the butterfly implementation requires bigger area. 
In fact, there is an exponential increase of area 
with the radix. In general, we can say that the area 
required by a radix-R butterfly is the area of the 
basic butterfly multiplied by R=2(log2(R). This value 
does not consider the area of the pipeline registers 
or the multipliers. This increase in area precludes the 
implementation of standard FFTs with radix larger 
than 8, even though higher radix values reduce the 
number of stages. This is not the case of the monobit 
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Fig. 3. Structure of one stage of FB architecture (radix 4). 
FFT, which allows the use of higher radices because 
rotations become trivial. 
Radix 4 presents the twofold advantage of 
including simple components and presenting a 
reduction of the number of stages when compared 
with radix-2 implementations. This combination of 
advantages makes this value of radix the optimum for 
most applications. 
An additional important issue to consider in the 
butterfly structure is that for every new stage we 
should decide the bitwidth to manage the overflow. 
This is due to the adders included in the butterflies. 
If we keep the bitwidth fixed, the easiest approach 
is to truncate the output of the adders removing the 
less significant bit. This divides the output by 2. 
With this approach the final area is reduced, but the 
performance of the total FFT degradates. This fact is 
thoroughly analyzed in Sections IV and V. 
B. Rotators 
Rotators are critical components in the FFT 
architecture because they require a significant 
percentage of the total area. They are mainly 
composed of a first element that multiplies data by 
the twiddles and a memory that stores the twiddles. In 
our case we have implemented the rotator using the 
CORDIC algorithm [18], which allows to perform the 
previously mentioned multiplication by the twiddles 
without multipliers. This algorithm performs the 
rotation of a complex vector by means of a series 
of shifts and additions. Every shift rotates the vector 
components a given angle from a set of elemental 
angles. This algorithm presents an intrinsic gain of 
approximately 1.647 [18]. Therefore, to keep the 
dynamic range of the input samples, this element 
would have to increase the data bitwidth by one 
bit. As was explained for the butterfly, this extra bit 
can be truncated after rotation takes place or it can 
be kept. It is important to remark that overflow is 
avoided in any case. 
The CORDIC algorithm takes as input complex 
components, given by the butterfly, and performs the 
rotation of a given angle through several rotations 
using a set of well-defined angles (elemental angles). 
For the FFT, the angles (twiddle) are known in 
advance, so for our implementation instead of storing 
these angles, we compute the rotations of these 
elementary angles that the twiddle wil l produce (one 
bit per elemental angle), and store this information 
in memory. The amount of memory required is 
approximately the same as if we store the twiddle 
angles, but the implementation of the algorithm can be 
simplified, because now we do not need the hardware 
that controls the rotations. This implementation saves 
area and results in a higher clock frequency. 
C. Feedback Architecture 
The FB architecture, shown in Fig. 3, is composed 
of a first memory that stores the input samples, 
followed by a butterfly whose output is connected 
to a single rotator that multiplies by the twiddles. In 
this implementation, given that the rotator is a shared 
component, part of the butterfly outputs wil l be fed 
back to the memories to allow the use of the rotator 
all the time. Therefore, there wil l be two working 
modes, depicted in Fig. 4. A first mode is related 
to the arrival of samples from the previous stage 
while samples coming from previous processing are 
extracted from memory (mode 1). During mode 2 
the samples are processed and simultaneously data 
coming from the butterfly are stored in the memory 
because the rotator is busy. This working procedure is 
illustrated in Fig. 4, where we can see how two input 
sequences of 1024 samples (xyO and xy1) enter the 
FB architecture and are sequentially processed by 
the memory, butterfly, and rotator of the first stage. 
A similar processing is accomplished for the lower 
order sub-DFTs generated through the different stages 
(xy0:1, xy0:2 :::). Output results are labelled as XYO. 
It is important to remark that the 1024 samples need 
1024 clock cycles to be processed. 
An FB implementation of the FFT with radix R 
requires R j 1 blocks of dual port memory to store 
samples both coming from the input or fed back from 
the butterfly. Following this structure, every memory 
is designed to store N=R samples with N being 
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Fig. 4. Time evolution for 1024-point, radix-4, FB architecture. 
Fig. 5. Structure of one stage of FF architecture (radix-4). 
the samples coming from the previous processing 
phase. During the first processing mode (mode 1 
in Fig. 4) data coming from the previous stage are 
loaded through one port while the other port is used 
to dump the currently processed data. When sample 
N(R j 1)=R arrives, the second phase starts, dumping 
a piece of data from each block to be processed 
in the butterfly while FB data are loaded from the 
butterfly to be processed later in the rotator (mode 2). 
This particular memory management not only allows 
temporary storage of data, but also the reordering of 
samples to be processed in the current stage. 
D. Feedforward Architecture 
In the FF architecture the samples can go ahead 
once a stage is processed because there are several 
rotators (see Fig. 5). Following the memory a butterfly 
implements every low order DFT, and next an array 
of rotators (one per sub-DFT produced at the output) 
is required. Their outputs wi l l feed the next stage 
in the chain. Actually, the performance provided by 
this architecture is R samples/elk, being R the radix. 
As can be seen in Fig. 6, the concurrent execution 
performed by this architecture allows the processing 
of an N-point FFT in N=4 cycles because a radix 4 
is used in this example (in the figure, a 1024-point 
FFT is processed in 256 cycles). In this case, since 
data coming from the different sub-DFTs are passed 
in parallel, a different memory scheme is necessary, 
because parallel storage is required together with a 
reordering of data. We have used a matrix memory 
of R £ R with ping-pong structure. As can be seen 
in Fig. 6, a memory called A is used to store input 
samples while a second memory B extracts data to 
feed the butterfly. During the next time slot, memories 
A and B exchange their roles allowing continuous 
processing. 
This architecture requires R ordered input samples. 
Moreover, the different sub-DFTs generated at the 
output are processed by the rotators in parallel, and 
sent as a block to the following stage. 
Additionally, in this architecture every CORDIC 
element (R j 1 in a radix R implementation) requires a 
memory with the sequence of rotations to perform per 
twiddle. 
E. Overview of the Proposed Architectures 
To summarize the description of the FFT 
architectures under study, Table I shows their 
requirements in terms of basic elements (memory, 
rotators, and butterflies expressed as adders) for 
different values of radix R. Memory size is measured 
by the number of samples that it holds. As can be 
seen, the resource requirements are higher for the 
FF architecture than for the FB one. This is due to 
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Fig. 6. Time evolution in 1024-point, radix-4, FF architecture. 
TABLE I 
Hardware Resources Required by FB and FF Architectures 
Architecture 
Feedback 
(FB) 
Feedforward 
(FF) 
Radix 
2 
4 
8 
2 
4 
8 
Rotators 
S j 2 
S j 1 
S j 1 
S , 2 
3 £ ( S | 1) 
7 £ ( S | 1) 
Adders 
2 £ S 
8 £ S 
2 4 £ S 
2 £ S 
8 £ S 
2 4 £ S 
Memory 
Data 
N 
N 
N 
6 £ N 
4 : 6 £ N 
4 : 3 £ N 
Rotations 
N 
N 
N 
N 
N 
N 
A/ofe: N is number of points and S = logR N is number of 
stages. 
the higher degree of parallelism presented by the 
FF architecture, which additionally provides better 
performance in terms of throughput. We should 
remember that the FB architecture is able to process 
a sample per clock cycle, while the FF architecture 
processes R samples per clock cycle, being R the 
radix. 
IV. EXPERIMENTAL RESULTS 
Al l experimental results have been obtained 
targeting Xil inx FPGAs, (in particular the VIRTEX-I I 
xc2v4000-6), using as development environment 
Xil inx ISE 7.1. 
The various proposed FFT architectures and 
the large parameter set that can be used for their 
configuration provide a very wide experimental 
outcome. To quickly explore all the possibilities 
offered by the different architectures we have 
developed a design exploration tool [13], which 
provides support to select and configure from among 
the many parameters that characterize every single 
FFT architecture. Once a given architecture has been 
selected, the tool provides quick estimates on basic 
parameters and functions that help the user. The key 
parameters under analysis in all these architectures 
are: 
1) bitwidth of the input samples, 
2) number of points N, 
3) number of stages S, 
4) radix of the implementation R (power of 2), 
5) stage scaling (truncation in the butterflies). 
The performance of the different solutions is analyzed 
in terms of: 
1) area (slices and memory blocks used1), 
2) latency, time to process an FFT (from start to 
end), 
3) clock speed (MHz) and throughput 
(Msamples/s), 
4) power. 
In order to organize the analysis of the 
experimental results we wil l perform it in three 
different scenarios. The first and second scenarios are 
devoted to the analysis of FB and FF architectures for 
both conventional and monobit FFTs, respectively. 
The third scenario studies the power dissipation of all 
architectures. 
Finally a last scenario is devoted to analyzing the 
results provided by the FPGA implementations of 
FFTs when used in a digital channelized receiver, and 
due to the importance of these results, Section V is 
devoted to this analysis. 
1Most Xi l inx FPGAs are composed of several configurable blocks 
called slices. Every slice includes multiplexors, f l ip-flops and two 
4-input lookup tables (LUTs) to implement logic functions, which 
are the most common low level configurable components in the 
FPGAs. Additionally, some FPGAs include special resources as 
they can be memory blocks (BRAMs) or built-in multipliers. 
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TABLE II 
Experimental Results for FB and FF Architectures for Conventional FFT 
A. Scenario 1. Comparing the FB and FF 
Architectures 
In the first scenario we present a comparative 
study of the implementation of the FB and FF 
architectures for the conventional FFT. 
Table II summarizes the synthesis results we 
have obtained for different implementations when 
exhaustively exploring the design space. In this way, 
we have generated 16, 64, 256, and 1024-point FFTs 
with both FB and FF architectures. The bitwidth was 
initially fixed to 8 and 16 bits and we considered 
both truncation and no truncation through the stages. 
Additionally, given that the FF architecture allows the 
parameterization of the radix, we have implemented 
radix 2, 4, and 8, while the FB architecture has been 
implemented for radix 4. Moreover, implementations 
with a large number of points have been generated 
with and without usage of BRAM. 
In Figs. 7 and 8 we can see the area-performance 
trade-off that can be obtained for 8-bit designs in the 
FF and FB architectures with and without truncation. 
From a first analysis of Table 11 and these graphs we 
can draw the following conclusions. 
1) It can be clearly seen that the FB architecture 
requires lower area than the FF implementation due to 
resource sharing, especially when computing the FFT 
with a high number of points. On the other hand, the 
FF architecture processes several samples in parallel, 
which leads to a higher throughput. 
2) As expected, all implementations with no 
truncation of bits in intermediate stages always present 
bigger area and lower speed than the ones with 
truncation. 
3) The influence of the radix can be analyzed 
studying the FF architecture. As can be seen in 
Table II, except for the 1024-point implementation, 
the area of architectures with radix 2 and 4 is more 
or less the same. However, performance results 
are completely different. Even though radix-2 
implementations present a slightly higher working 
frequency, radix-4 implementations have a higher 
throughput (almost double), due to the higher 
parallelization of the operations. As is well known, 
the final speed obtained in an FPGA depends on the 
particular place and route that is carried out, which 
directly impacts on the length of the critical path. In 
this sense, it is interesting to remark that for larger 
transforms the resulting frequency is smaller, due to 
the higher complexity of interconnections. 
4) The latency values of Table II refer to the 
total computation of an FFT. Furthermore, other 
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TABLE III 
Results for Different 16 Bit 1024-Point FFTs (Radix 4) 
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Fig. 7. Area-performance plot for FB and FF architectures 
(8 bits, with truncation). 
Fig. 8. Area-performance plot for FB and FF architectures (8 
bits, without truncation). 
computations can run simultaneously in the FPGA, 
which cannot be done in a DSP [19]. 
5) The use of BRAM blocks has only been 
worthwhile in those examples that require large 
memory sizes: 512 and 1024-point FFTs. Actually, 
the FB architecture obtains clear benefits from the 
use of BRAMS, but the FF architecture can only take 
advantage of them for radix 2, when the required 
memory size is bigger than the threshold established 
to use BRAM instead of distributed memory2 
1) Comparative Study with Other Implementations: 
There are only a few tools able to generate FFT cores. 
The Xil inx LogiCore is a well-known example [20], 
but the degree of parameterization of this tool is 
significantly reduced when compared with our 
approach. Another interesting approach, SPIRAL [21], 
is based on a different DFT architecture, the Pease 
FFT, which provides a parallelized implementation 
that can be considered in between the architectures 
presented here. We have generated with these tools 
different implementations of a 1024-point FFT with 
16 input bits and no growth through the stages. In 
Table I I I , we can see the experimental results obtained 
from Xil inx Core Generator (Xil inx), our FB and FF 
architectures, and two experimental results from Spiral 
2We have considered in our results that BRAMs should be 
fi l led more than 50%, otherwise they could be used by other 
computations in the FPGAs. Nevertheless, the user of the FFT 
generation tool can modi fy this threshold as convenient. 
(Spiral P4.TH2 and P4.TH128, with different degree 
of paralellism). 
As can be seen in Table III these architectures 
have very few common points and take advantage 
of the FPGA resources in different ways. Al l 
implementations make use of slices to implement 
logic functions, which could be a general measure 
of area. However, specific components can also be 
used, as is the case of BRAM memories or built-in 
multipliers, and this results in important slice savings. 
It is therefore necessary to have a uniform measure to 
compare the different area and performance results. 
We have decided to measure all area-related issues 
in slices, which is the only component present in all 
FPGA families. We should not forget that the idea 
is to implement the whole system on the FPGA, 
being therefore convenient to leave special purpose 
resources (RAM, multipliers:::) for other design 
modules. To carry out this measurement, we need 
to know the equivalence of built-in components into 
slices. In this sense, to establish the area required by a 
built-in multiplier, we have implemented with logic a 
16 £16 pipelined multiplier, which occupies around 
350 slices. We have not implemented the 1 8 £ 18 
multiplier integrated in the Xil inx devices because it 
is not always ful ly exploited. 
Regarding BRAMs, since they are large memory 
blocks that can be configured with different 
utilization, we have established a capacity value of 
50% to find out the equivalent measure in slices. With 
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TABLE IV 
Experimental Results for Monobit FFT Implementations 
Fig. 9. Comparison of FB and FF architectures with Spiral and 
Xi l inx in terms of KSsec/slice. 
this capacity value w e have obtained an area use o f 
850 slices. 
Final ly, the best w a y to qual i fy a given architecture 
is to consider not on ly area, but also performance. 
In this sense we have defined a new measure 
called KSsec/slice wh ich provides a ratio between 
performance (Ksamples per second) and area 
(slices).3 Th is new measure has been plotted in 
Fig. 9 to better compare all architectures. X i l i n x 
implementat ions do an intensive use o f B R A M s 
and mul t ip l ie rs , w i t h the subsequent low count 
of slices. However, if we map these components 
into equivalent sl ices, the area measurement grows 
s igni f icant ly (see co lumn T_SI_ICES in Table I I I ) , 
but w i t h a performance comparable to our FB 
implementat ion. Consequently, the metr ic shows 
that this implementat ion is characterized by a 
poor performance-area ratio. Regarding the Spiral 
architectures, SPIRAL P4_TH2 shows an intensive 
use o f B R A M components w i t h the corresponding 
reduced number o f slices. The second architecture, 
SPIRAL P4.TH128, performs a more ef f ic ient B R A M 
3The clock frequency associated to a given implementation depends 
on the particular architecture; we have therefore considered that a 
measure based on the number of samples processed per second is 
more fair. Moreover, the cost associated to that performance is given 
by the logic required (number of slices in an FPGA). 
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Fig. 10. Conventional versus monobit FFTs (with and without truncation). 
mapping. The performance-a re a ratio shows for the 
f i rst architecture a s imi lar behaviour to the X i l i n x 
implementat ion, whereas the second implementat ion 
improves this ratio signif icant ly. We can conclude 
that FF and FB architectures provide the best 
implementat ion opt ion, together w i t h one o f the 
Spiral architectures. In this sense, the FB architecture 
presents the best results in terms o f area and the FF 
architecture shows the best performance f igures, w h i l e 
SPIRAL P4.TH128 provides a solut ion that can be 
placed in between. 
B. Scenario 2. Analysis of the Monob i t FFT 
Implementat ion 
In this scenario w e study the results obtained for 
the FB and FF architectures when implement ing the 
monob i t FFT. The monob i t FFT [ 1 1 , 12] s impl i f ies 
the computat ion o f the FFT kernel by approx imat ing 
the rotations w i t h simple angles, 0 , VA=2, VA, or j VA=2, 
wh ich makes unnecessary any mul t ip l ier or rotator. 
Th is results in a clear reduct ion o f the f inal area and 
a s igni f icant improvement in speed. The monob i t 
architectures have been implemented w i t h di f ferent 
b i twidths o f the input samples to observe the benefits 
in terms o f area and performance obtained w i t h 
the monob i t s impl i f ica t ion. Both t runcat ion and 
no truncation opt ions have been considered again. 
Table IV summarizes these results. Add i t iona l ly , g iven 
that the FF architecture a l lows the parameterization 
o f the rad ix , w e have explored implementat ions w i t h 
other radices, as can be seen in Table V . 
I f we compare Tables II and I V w e can observe 
how the monobi t implementat ions present a variable 
increase in speed and a clear reduct ion in area and 
latency. In particular, the area o f FB architectures is 
reduced a 2 0 % together w i t h a 2 0 % improvement 
in speed. Fig. 10 shows the results o f the design 
explorat ion per formed w i t h our tool for conventional 
and monob i t FFTs in d i f ferent points o f the design 
space. 
A l l monobi t FB architectures present a 
performance increase obtained by means o f a higher 
c lock frequency. Th is is due to the substi tut ion o f the 
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complex rotator in the convent ional FFT, wh i ch is in 
the cr i t ical path, by a monob i t one, wh i ch is faster. On 
the other hand, the FF architecture hides these benefits 
because the l im i t i ng speed element is not the rotator 
but the memory. In terms o f area, as expected, larger 
monob i t FFTs save more area. 
Regarding the radix variat ions, the benefits o f the 
monob i t implementat ion can be clearly seen in the 
case o f 2 input bits (see Table V ) . The FF monob i t 
architecture a l lows implementat ions w i t h higher 
radix (16,32), w i t h the corresponding performance 
improvement. These results cannot be obtained 
by conventional FF FFTs. In this case the c lock 
f requency is more or less the same, because the 
cri t ical path is related to the complex memory 
structure, but the higher the radix, the higher the 
performance can be achieved (up to GS/s). 
C. Scenario 3. Power Consumption 
A key parameter in most data processing 
appl icat ions is the power consumpt ion of the result ing 
implementat ion. It is due to two ma in reasons. 
First, the power density in current FPGAs may 
produce an uneven dist r ibut ion o f temperature on 
the surface o f the device w i t h the corresponding 
hot-spots. Th is may produce a mal func t ion ing o f 
the particular device or even of the who le system. 
Second, many current systems may be battery 
powered, what makes the power dissipat ion a new 
design d imension to be considered dur ing the design 
eye le. 
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Fig. 11 . Dynamic power dissipation for different FFT 
architectures (8 bits, radix 4, with truncation, Vir tex- l l FPGA). 
We have evaluated the power dissipation that our 
FFT architectures present wi th the XPower tool, from 
Xil inx, and represented it in Fig. 11 . As can be seen, 
the power dissipation of FB and FF architectures 
has been evaluated for different clock frequencies. 
It is well known that dynamic power is directly 
proportional to the frequency, as can be observed in 
that plot. Of higher interest is the comparison that 
can be carried out between FB and FF architectures 
and between conventional and monobit FFTs. As 
expected, the monobit implementation exhibits 
the lowest power dissipation, mainly due to its 
lower complexity. Moreover, when comparing FB 
and FF architectures, the FF architecture presents 
a higher power consumption due to its higher 
complexity. 
As expected, the power consumption is directly 
related to the area of the implementation (including 
both logic and interconnection area). We should 
remark that most dynamic power in FPGAs is 
consumed in the interconnection resources (70%, 
as studied by [22]). For FFTs of the same length, 
the FF architecture always presents greater power 
consumption than the FB one. Moreover, the monobit 
simplification obtained in terms of area can also 
be observed in terms of power. Even though the 
power results plotted in Fig. 11 are very high, recent 
advances in FPGA technology [23] include process 
and architecture innovations to reduce both static and 
dynamic power. For instance, the dynamic power 
consumption measured in the new Virtex-5 FPGAs 
presents a 55% reduction when compared with the 
previous implementation family (Virtex4). Therefore, 
we expect that the power consumption of the FB and 
FF architectures wil l be reduced orders of magnitude 
with respect to the values plotted in Fig. 11 , which 
correspond to Virtexll FPGAs, the family previous to 
Virtex4. 
Regarding the influence of the input signals 
on the power consumption, we have evaluated our 
implementations with both Gaussian noise and 
sinusoids with different amplitudes, and we have 
observed that the power consumption is similar. The 
reason for this performance is that the activity rates 
of the input signals are in all cases very similar, due 
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Fig. 12. Schematic diagram of analyzed channelized receiver. 
to the two's complement representation of the input 
signal. 
V. ANALYSIS OF A CHANNELIZED RECEIVER 
PERFORMANCE BASED ON THE PROPOSED FFT 
ARCHITECTURES 
The channelized receiver to be characterized 
is depicted in Fig. 12. This receiver consists of an 
ADC followed by an FFT-based filter bank. Finally, 
a decision is taken applying a linear detector to the 
outputs of the filter bank.4 
We have studied this channelized receiver from the 
signal detection point of view, assuming that the input 
is a sinusoidal signal with its associated real, additive, 
white, Gaussian noise with standard deviation % which 
is bandlimited to the Nyquist frequency. False alarm 
probability, detection probability, and dynamic range 
of several FFT implementations have been analyzed in 
order to determine their performance in terms of input 
data bitwidth, truncation along the FFT stages, radix, 
and number of points N. Throughout this section a 
rectangular window without normalization has been 
employed. 
It might be important to note that the performance 
of the FB and FF implementations is identical because 
they are different hardware implementations of the 
same algorithm. 
A. False Alarm Probability 
The impact of some hardware design 
considerations (rotator error and butterfly truncation) 
on the false alarm probability is analyzed. Al l false 
alarm probability simulations have been obtained 
using the Monte Carlo method with 106 independent 
trials. The simulated false alarm probability Pfa 
in these figures is obtained as an average of the 
probabilities through the channels of the FFT. A l l 
the channels in the FFT, except channels 0 and N=2, 
have the same theoretical statistics, and, therefore, the 
same theoretical Pfa. However, the lowest channels 
in the implemented FFTs are more affected by the 
4 Fromthe detection point of view, both linear and quadratic 
detectors have the same sensitivity in this receiver [24], although 
the threshold for the linear detector TL is the square root of 
the threshold for the quadratic detector TQ: T^ = TQ. From the 
implementation point of view, a linear detector implies a square 
root if we calculate the modulus fol lowing the straighforward 
definition. However, the Cordic algorithm can also be used to 
determine the modulus without multiplications and square roots. On 
the other hand, the number of bits to represent the modulus is half 
the number of bits to represent the output of a quadratic detector. 
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Fig. 13. Pfa of 1024-point FFT without truncation. 
rotator errors, which results in different statistics at 
their outputs (different means), and, therefore, higher 
thresholds must be used to f ix Pf to the selected value 
in those channels. 
The theoretical false alarm probability per channel 
for a linear detector is 
Pfa = e x P 
T * 1 1 
%2Nk2 (4) 
where T is the threshold of the detector, N stands for 
the number of points of the FFT, and k represents 
the intrinsic global voltage gain due to the CORDIC 
rotators [18], which depends on the number of stages. 
1) Impact of Rotator Error. The first design 
under study is a 1024-point FFT, radix 4, without 
truncation in the butterflies, and with an input bitwidth 
of 8 bits.5 Fig. 13 shows the averaged false alarm 
probability per channel for different values of noise 
standard deviation %. When %
 3 5 the experimental 
and the theoretical results are quite similar. As % 
decreases, the discrepancies between theory and 
implementations increase. An in-depth analysis 
of this problem has shown that the deviation of 
the theoretical and the simulated results is more 
significant for the lowest channels of the FFT. This 
is shown in Fig. 14, where we have reproduced the 
results for % = 3 from Fig. 13. We have also added the 
averaged false alarm probability per channel when 
channels 1 to 3 are not considered, which is very 
close to the theoretical one. The lowest channels have 
different statistics at their outputs, and, therefore, 
higher thresholds must be used to f ix Pfa to the 
selected value in these channels. 
There are two reasons for this behavior: first, the 
modification of the statistics at the input of the FFT 
processor due to quantization noise of the ADC that 
is more significant for low input power noise (low %); 
second, it can be shown that the propagation of this 
quantization noise through an FFT architecture based 
on nonideal rotators has more influence on the lowest 
channels. 
Radix. The rotator error effect is more 
pronounced for radix 2 than for radix 4. This 
is related to the fact that the number of rotators 
in a radix-2 architecture is almost double and 
consequently, there exist more sources of error. 
Results for radix 2 and % = 3 are depicted in 
Fig. 15. It can be noted that the effects of the different 
5As the input is represented with 8 bits, the signal amplitude 
ranges from j 128 to 127. 
Fig. 14. Pf of 1024-point radix-4 FFT without truncation and % = 3. 
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Fig. 15. Pfa of 1024-point, radix 2 FFT, without truncation and % = 3. 
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Fig. 16. Pf of 4096-point FFT, radix 4, without truncation and % = 3. 
statistics in the the first channels due to errors in the 
rotators are more pronounced: channels 1 to 15 must 
be eliminated in the calculations of the averaged Pf 
instead of channels 1 to 3 in Fig. 14 in order to follow 
an exponential-like false alarm probability. 
Number of Points. When the number of points 
of the FFT increases, two circumstances must be 
considered. First, the FFT has more stages, so more 
rotators are used. Second, the difference between 
two rotation angles is smaller, so that more accurate 
rotations must be performed. 
Fig. 16 shows the Pf of a 4096-point FFT, without 
truncation, radix = 4, and input bitwidth of 8 bits. 
For % = 10 the simulated Pf , not plotted in the figure 
for readability, is similar to the theoretical one, as it 
happens with the 1024-point FFT. However, for % = 3 
the rotator error affects the results of the FFT, and the 
effect in the lower channels is more deleterious than 
that in the 1024-point FFT (Fig. 14). 
2) Impact of the Butterfly Truncation: If an 
input bitwidth of 8 bits and a 1 024-point FFT 
with butterfly truncation are considered, it must 
be realized that altogether 10 bits are removed 
through the FFT simulations (2 bits per stage for 
a radix-4 implementation), which leads to a lower 
performance compared with FFT implementations 
without truncation. For example, a Pfa = 1 0 ' 3 cannot 
be achieved for % = 10. Thus, in order to study the 
influence of the butterfly truncations, a 1024-point 
FFT with 16 input bits has been chosen, which is a 
widely used architecture. 
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Fig. 17. Pfa of 1024-point FFT with truncation, 16 input bits, % = 256. 
Fiq. 18. Typical curves of SNR and DR. 
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Firstly, if % is high, the Pfa is similar to the 
theoretical one, so neither the butterfly nor the 
rotator truncations are significant. Fig. 17 shows the 
difference between the theoretical and the simulated 
Pfa curves when % = 256:6 For lower values of %, the 
butterfly truncation modifies the probability density 
functions of the noise samples. As a consequence, 
big discrepancies between the simulated Pfa and the 
theoretical one which was deduced for continuous 
Gaussian noise samples are observed. 
B. Detection Probability and Dynamic Range 
The impact of some hardware design 
considerations on detection probability and dynamic 
range are analyzed. A l l simulated detection 
probabilities have been obtained using Monte Carlo 
6The stepped shape of the simulated curve results f rom the 
quantization noise. 
simulations with 103 independent trials. Channels 
0 and N=2 are not considered in the calculations 
because noise statistics are different in these channels. 
The sensitivity S = A^ in=2 is defined as the power 
of a sinusoid of amplitude Amin at the input of the 
channelized digital receiver that assures certain 
detection probability Pd for a fixed false alarm 
probability Pfa. Thus, the minimum signal-to-noise 
ratio, SNRmin, is the quotient between the sensitivity 
and the input noise power: SNRmin = (A^in=2)=3/42. 
The theoretical SNRmin can be calculated from the 
required SNR at the input of the detector, SNR0 , for 
given Pd and Pfa [24], and the FFT processing gain.7 
Thus, the theoretical SNRmin for a centered sinusoid 
and rectangular windowing can be obtained as 
SNRmin = 
SNR0 m i n SNR0 r 
G N=2 (5) 
On the other hand, the maximum signal-to-noise 
ratio, SNRmax, is the quotient between the most 
powerful input sinusoid without saturation at the 
output of an ADC with b bits and the input noise 
power: 
SNR„ Anax-2 
3/42 
( 2 b i 1 1)2=2 
3/42 (6) 
Finally, the dynamic range, DR, is the quotient 
between the SNRmax and the SNRmir|. It is a 
well-known result from radar detection theory [24] 
that an increase in the threshold wil l reduce the false 
alarm probability and wil l cause an increase in the 
7The processing gain for a centered sinusoidal signal and a 
rectangular window of length N is G = N=2. See [25] for an 
in-depth analysis and evaluation of the processing gain for different 
windows, and the frequency straddle loss for noncentered signals. 
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Fig. 19. Sensitivity and dynamic range of 1024-point FFTs. % 
for 16-bit architecture is normalized by 28 . 
required signal-to-noise ratio to get a f ixed detection 
probabi l i ty . This increase in the signal-to-noise ratio 
w i l l also cause a reduct ion o f the dynamic range. 
Fig. 18 shows a schematic d iagram o f the 
behaviour o f our FFT implementat ions (SNR m i n and 
DR) versus the input noise standard deviat ion %. In 
this f igure, three main regions can be dist inguished. 
When a h igh value o f % is selected (region C ) , 
the SNR m i n remains constant (Am i n decreases 
when % decreases) and is independent o f % as in 
the theoretical case. Th is happens because the 
quantizat ion noise due to the A D C is not relevant 
for high values o f %. L ikewise, the D R fo l l ows the 
theoretical behavior: it increases 6 dB per octave. 
Therefore, the best performance is obtained for 
decreasing values o f %. 
On the contrary, in region A the quant izat ion 
noise is appreciable because % is low and both signal 
and noise may occupy a few quant izat ion levels. 
Under these circumstances, the dynamic range is 
approx imate ly constant because a s igni f icant reduct ion 
o f % hardly modi f ies A m i n , mak ing the SNR m i n get 
worse. As a result, the higher % is, the better the 
performance obtained. 
The performance o f some 1024-point FFT 
designs is depicted in Fig. 19, wh i ch shows the 
SNR m i n and dynamic range in dB for a detection 
probabi l i ty Pd = 9 0 % and Pfa = 10 i 3 depending on 
the input noise.8 In order to compare architectures 
w i t h input b i twidths of 8 and 16 bits, % for the 
16-bi t architecture is normal ized by 2 8 . Under these 
circumstances, S N R 0 m i n = 1 1 dB according to [24 ] , 
and, therefore, SNR m i n ( dB ) = j 16:09 dB. Fo l low ing 
8Channels with different noise statistics because the rotator error 
has not been included in the calculations. 
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this, the theoretical D R is obtained as 
DR T (dB) = SNR m a x | SNR m i n 
(2b ' 1 • 1 1 2 
= 1 0 n
° g
 23/42 + 1 6 : 0 9 : (?) 
From the analysis o f this f igure, important 
conclusions can be drawn. A l l FFT implementat ions 
f o l l o w the performance described in Fig. 18 , although 
there are some differences wh i ch are necessary 
to point out. A l l FFT implementat ions w i t h the 
same number o f points have the same performance 
for h igh values o f %. Moreover, the m i n i m u m 
reachable sensit iv i ty is equal to the theoretical one 
and on ly depends on the number o f points of the 
FFT. Therefore, the SNR m i n decreases 3 d B and the 
dynamic increases 3 dB when the number o f points is 
doubled. The range o f % where the analyzed system 
performs ideally is w ider fo r the radix-4 architectures 
than for the radix-2 ones. The reason is the larger 
number of rotators used in the rad ix -2 designs, w h i c h 
results in an increase in the threshold to f i x Pfa, and, 
therefore, a decrease in the sensit ivity. Add i t iona l l y , 
radix-4 architectures almost a lways take up less area 
than the radix-2 ones, so radix 4 is usual ly the best 
choice. 
The ratio in dB between the m a x i m u m ampl i tude 
at the input o f an A D C w i thou t t runcat ion and the 
quantizat ion level for an A D C w i t h b bits is 6 £ b d B . 
Thus, a m a x i m u m D R o f 48 dB could be expected 
for an 8-bit FFT. However, as shown in Fig. 19, a 
dynamic range o f about 54 dB may be obtained w i t h 
an 8-bit FFT w i thou t saturation. Consequently, signals 
w i t h an ampl i tude lower than a quantizat ion level 
can be detected. O n the other hand, the results for a 
16-bi t FFT w i t h t runcat ion are better than the 8-bit 
implementat ions w i thou t t runcat ion. However, it must 
be considered that a 1 6-bit FFT could achieve a DR 
higher than 6 £ b = 96 dB but, due to the butterf ly 
t runcat ion, it can on ly obtain a D R o f 62 dB and the 
lowest detectable signal has an ampl i tude A m i n 14 25. 
Therefore, f ive o f the less s igni f icant bits are wasted. 
As a design rule, it is more interesting to use an FFT 
w i t h less bits and w i thou t t runcat ion than an FFT w i t h 
a large number o f bits and t runcat ion. 
1) Monobit FFT: Rotators are the on l y dif ference 
between the implementat ions o f the conventional and 
monob i t FFTs. In the monob i t FFT the rotations are 
accomplished by swapping the real and imaginary 
components o f the signal and/or changing the sign of 
the components. Consequently, a l though the rotat ion 
angles are approximat ions to the ones in the FFT, 
there exists no error in the rotat ions, and the ga in o f 
the monob i t rotator is a lways k = 1 in (4). However, 
the approximate rotat ions imp ly modi f icat ions in 
the coeff icients o f the f i l ters obtained f r o m the FFT 
a lgor i thm, wh i ch results in h igh sidelobe levels [12 ] ; 
see F ig . 20. The average o f the highest sidelobe 
levels fo r the f i l ters o f the monob i t FFT-based f i l ter 
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Fig. 20. Filter response for channel 4 from ideal 32-point FFT and f rom monobit 32-point FFT (dashed line). 
Fig. 21 . Processing gain of 1024-point monobit FFT. Radix 4. 
Fig. 22. Sensitivity and dynamic range of 1024-point monobit 
FFTs. Radix 4. 
bank is 9-10 dB below the mainlobe, which cannot 
be improved by windowing [12]. This represents a 
serious limitation for the instantaneous dynamic range 
(the capability to detect simultaneous signals with 
different powers) of a channelized receiver [4, 1 2]. 
On the other hand, the processing gain of the 
monobit FFT for centered sinusoids depends on 
the frequency bin and is always lower than that of 
the conventional FFT. Fig. 21 shows that there is a 
degradation of 1-3 dB in the processing gain for the 
case of 1024-point and radix 4 FFT. This degradation 
calls for an increase in the signal-to-noise ratio at 
the input of the channelized receiver to maintain the 
detection probability. This point was discussed in 
detail in [12]. 
Fig. 22 represents the sensitivity and the dynamic 
range for a 1024-point FFT and two frequency 
bins (bin 127 with processing gain G = 24 dB, 
and bin=128 with G = 26 dB). Two different 
implementations are analyzed: an FFT without 
truncation and 8-bit input bitwidth and an FFT with 
truncation and 16-bit input bitwidth.9 The same 
comments for Fig. 19 apply here. However, additional 
features appear in the monobit implementations. 
On the one hand, the difference in the sensitivity 
for high % is due to the nonconstant processing 
9 l n order to be able to compare 8 and 16-bit architectures, '& for the 
16-bit architecture is normalized by 28 . 
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Fig. 23. System diagram wi th FB architecture. 
Fig. 24. System diagram wi th FF architecture. 
gains throughout the filter bank generated with the 
monobit FFT. On the other hand, the improvement 
in the dynamic range and the lower deterioration 
in the sensitivity compared with the conventional 
implementation, Fig. 19, is related to the gain of the 
monobit rotator, k = 1, in (4), and the elimination of 
the errors in these rotators. 
VI. IMPLEMENTATION OF FFT-BASED DIGITAL 
CHANNELIZED RECEIVERS 
Even though the basic implementation of digital 
channelized receivers is based on the FFT algorithm, 
additional elements are required. This section is 
devoted to the analysis and design of the whole 
system, because the configuration and implementation 
of all the elements involved can significantly influence 
the final performance of the receiver. In this sense, 
windowing or ADCs may play an important role in 
the system because some FPGA resources may be 
required for its implementation. 
Other important issues in FFT-based digital 
channelized receivers such as windowing, data reuse 
in overlapped FFTs, coherent and noncoherent 
processing, detection, and automatic modulation 
classification of simultaneous broadband signals were 
deeply analyzed by the authors in [26]. 
Fig. 23 illustrates the way the FB architecture 
can be used in a digital channelized receiver. In this 
case, a 1024 radix-4 FB FFT without (with) truncation 
can process 251 (274) MS/s, which requires an input 
data rate limited to 250 MS/s. Given that the FB 
FFT can process a sample per clock cycle, the input 
flow could be digitized with a simple ADC (from 
x(t) to x(n)). However, two analog real signals x(t) 
and y(t) can be processed in parallel given that our 
implementations for the FFT are prepared for complex 
input data sequences. A deinterleaving stage is needed 
afterwards to split the FFT output and order the 
complex transforms (X(k),Y(k)).10 
Fig. 24 illustrates how the FF architecture can be 
used in a digital channelized receiver, in a similar 
way to the FB architecture but with a higher degree of 
parallelism. The FF FFT can process several samples 
per clock cycle, and the throughput depends basically 
on the radix. For a radix-4 implementation four 
samples must be input to the structure per clock cycle, 
as shown in Fig. 24. The clock speed can be 222 MHz 
for both implementations with and without truncation, 
providing a processing speed of 888 MS/s. In this 
case, the input flow must be digitized with a fast ADC 
and a demultiplexer has to be used, in addition to a 
parallelization stage. With this, the input flow x(t) can 
provide the four digital samples required by the FF 
architecture x(n). 
Finally, it is well known that the input/output data 
rate may be a serious bottleneck in current signal 
processing systems. In this sense, Xil inx FPGAs 
Virtex-ll and Virtex-ll Pro families can reach a 
maximum clock frecuency of 420 MHz. This clock 
frequency is also the limit for the frequency of the 
standard I/O on FGPAs (420 Mbit/s). However, 
it is possible to duplicate the I/O data rate to 
820 Mbit/s using DDR signaling, which means 
that data can change on each edge of the clock, or 
differential signaling. The Virtex-4 family, with a 
maximum internal clock of 500 MHz, provides IO 
10xw(n) represents the input sequence x(n) after windowing: 
xw(n) = x(n) tw(n). XY(k) means that the FFTs of the input 
sequences are mixed and a deinterleaving stage is necessary. 
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data rates that are even higher. This family provides 
up to 600 MHz for standard 10, and up to 1 Gbit/s 
with DDR and differential signaling. 
With these I/O data rates it is not possible 
to interconnect directly an FPGA with a high 
performance ADC. For example, the ADC 
TS83102G0B [27] can produce samples of 10 bits 
up to 2 GS/s. In this case, we can solve this problem 
by using a demultiplexer (DMUX) between the 
ADC and the FPGA, for instance the AT84CS001, 
as was depicted in Fig. 24. This component allows 
configurations of 1 : 4 (which results in 500 Mbit/s 
in each pin, being therefore necessary to use DDR 
and LVDS in the FPGA) or 1 : 8 (250 Mbit/s in each 
pin, data rate in the limit of the FPGA standard I/O). 
Actually, the last commercial version of this ADC 
integrates the DMUX to simplify the interface with 
FPGAs. For example the part AT84AS004 [27] is 
an ADC of 10 bits and 2 GS/s with and integrated 
DMUX of 1 :4 . 
VII. CONCLUSIONS 
We have presented a comparative study of parallel 
pipelined architectures of the FFT algorithm targeting 
FPGA devices for the implementation of digital 
channelized receivers. The in-depth exploration of the 
FFT design space has been carried out with the help 
of a developed automatic tool. Both the digital circuit 
designer point of view (where area, throughput, and 
latency are the main targets) and the system designer 
perpective (where signal processing capabilities 
and power consumption are the main concerns) are 
taken into account for a jo in t assessment. From our 
analysis we can conclude that the FF architecture 
offers the optimum throughput at the expense of a 
higher power consumption, which wil l be reduced 
in the new generation of FPGAs. On the other hand, 
the FB architecture is the optimum solution if the 
area and power requirements are critical. A monobit 
version of both architectures can improve area, 
throughput, and consumption with a degradation of 
the detection capabilities and instantaneous dynamic 
range. 
The experimental results have confirmed that 
the FB architecture requires lower area than the FF 
architecture but the latter allows to parallelize samples, 
which increases the throughput. Consequently, FB 
structures can be used for FFTs with large number 
of points, while FF architectures are better suited for 
applications with hard real-time constraints. 
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Wideband DOA Estimation Algorithms for Multiple 
Moving Sources using Unattended Acoustic Sensors 
The problem of direction of arrival (DOA) estimation for 
multiple wideband sources using unattended passive acoustic 
sensors is considered. Several existing methods for narrowband 
DOA estimation are extended to resolve multiple closely spaced 
sources in presence of interference and wind noise. New wideband 
Capon beamforming methods are developed that use various 
algorithms for combining the narrowband power spectra at 
different frequency bins. A robust wideband Capon method 
is also studied to account for the inherent uncertainties in the 
array steering vector. Finally, to improve the resolution within 
an angular sector of interest and to provide robustness to sensor 
data loss, the beamspace method is extended and applied to the 
wideband problems. These methods are tested and benchmarked 
on two real acoustic signature data sets that contain multiple 
ground vehicles. 
I. INTRODUCTION 
The problem of detection, and localization of 
multiple ground targets using unattended acoustic 
sensors is complicated due to various factors. These 
include: variability and nonstationarity of source 
acoustic signatures, signal attenuation and fading 
effects as a function of range and Doppler, coherence 
loss due to environmental conditions and wind effects, 
near field and nonplane wave effects, and high level 
of acoustic clutter and interference. In addition, 
presence of multiple closely spaced targets that 
move in tight formations, e.g. staggered, abreast or 
single-file, further complicates the direction of arrival 
(DOA) estimation, data association, and localization 
processes. Clearly, optimum performance for detection 
and localization of multiple acoustic sources is 
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